Sciweavers

581 search results - page 51 / 117
» On the Verifiability of Programs Written in the Feature Lang...
Sort
View
VEE
2006
ACM
139views Virtualization» more  VEE 2006»
14 years 2 months ago
Vector LLVA: a virtual vector instruction set for media processing
We present Vector LLVA, a virtual instruction set architecture (VISA) that exposes extensive static information about vector parallelism while avoiding the use of hardware-speci...
Robert L. Bocchino Jr., Vikram S. Adve
SIGSOFT
2009
ACM
14 years 9 months ago
Fitting the pieces together: a machine-checked model of safe composition
Programs of a software product line can be synthesized by composing features which implement a unit of program functionality. In most product lines, only some combination of featu...
Benjamin Delaware, William R. Cook, Don S. Batory
ICFP
2010
ACM
13 years 10 months ago
VeriML: typed computation of logical terms inside a language with effects
Modern proof assistants such as Coq and Isabelle provide high degrees of expressiveness and assurance because they support formal reasoning in higher-order logic and supply explic...
Antonis Stampoulis, Zhong Shao
TACAS
2007
Springer
105views Algorithms» more  TACAS 2007»
14 years 3 months ago
Hoare Logic for Realistically Modelled Machine Code
This paper presents a mechanised Hoare-style programming logic framework for assembly level programs. The framework has been designed to fit on top of operational semantics of rea...
Magnus O. Myreen, Michael J. C. Gordon
TLDI
2003
ACM
134views Formal Methods» more  TLDI 2003»
14 years 2 months ago
Scrap your boilerplate: a practical design pattern for generic programming
We describe a design pattern for writing programs that traverse data structures built from rich mutually-recursive data types. Such programs often have a great deal of “boilerpl...
Ralf Lämmel, Simon L. Peyton Jones