Sciweavers

170 search results - page 17 / 34
» On two-step routing for FPGAS
Sort
View
VLSID
2005
IEEE
128views VLSI» more  VLSID 2005»
14 years 7 months ago
On-Line Synthesis for Partially Reconfigurable FPGAs
An important application of dynamically and partially reconfigurable computing platforms is in dynamic task allocation and execution. On-line synthesis, on-line placement and on-l...
Renqiu Huang, Ranga Vemuri
FPL
1997
Springer
75views Hardware» more  FPL 1997»
13 years 11 months ago
Thermal monitoring on FPGAs using ring-oscillators
In this paper, a temperature-to-frequency transducer suitable for thermal monitoring on FPGAs is presented. The dependence between delay and temperature is used to produce a freque...
Eduardo I. Boemo, Sergio López-Buedo
FPGA
2000
ACM
119views FPGA» more  FPGA 2000»
13 years 10 months ago
Timing-driven placement for FPGAs
In this paper we introduce a new Simulated Annealingbased timing-driven placement algorithm for FPGAs. This paper has three main contributions. First, our algorithm employs a nove...
Alexander Marquardt, Vaughn Betz, Jonathan Rose
FPGA
1998
ACM
142views FPGA» more  FPGA 1998»
13 years 11 months ago
A Hybrid Complete-Graph Partial-Crossbar Routing Architecture for Multi-FPGA Systems
Multi-FPGA systems (MFSs) are used as custom computing machines, logic emulators and rapid prototyping vehicles. A key aspect of these systems is their programmable routing archit...
Mohammed A. S. Khalid, Jonathan Rose
FPL
2005
Springer
112views Hardware» more  FPL 2005»
14 years 8 days ago
Defect-Tolerant FPGA Switch Block and Connection Block with Fine-Grain Redundancy for Yield Enhancement
Future process nodes have such small feature sizes that there will be an increase in the number of manufacturing defects per die. For large FPGAs, it will be critical to tolerate ...
Anthony J. Yu, Guy G. Lemieux