Sciweavers

229 search results - page 32 / 46
» On-Chip Test Generation Using Linear Subspaces
Sort
View
EMSOFT
2009
Springer
14 years 2 months ago
Cache-aware scheduling and analysis for multicores
The major obstacle to use multicores for real-time applications is that we may not predict and provide any guarantee on real-time properties of embedded software on such platforms...
Nan Guan, Martin Stigge, Wang Yi, Ge Yu
ICASSP
2009
IEEE
14 years 2 months ago
Robust discriminative keyword spotting for emotionally colored spontaneous speech using bidirectional LSTM networks
In this paper we propose a new technique for robust keyword spotting that uses bidirectional Long Short-Term Memory (BLSTM) recurrent neural nets to incorporate contextual informa...
Martin Wöllmer, Florian Eyben, Joseph Keshet,...
SPIN
2000
Springer
13 years 11 months ago
The Temporal Rover and the ATG Rover
The Temporal Rover is a specification based verification tool for applications written in C, C++, Java, Verilog and VHDL. The tool combines formal specification, using Linear-Time ...
Doron Drusinsky
JMLR
2008
144views more  JMLR 2008»
13 years 7 months ago
Search for Additive Nonlinear Time Series Causal Models
Pointwise consistent, feasible procedures for estimating contemporaneous linear causal structure from time series data have been developed using multiple conditional independence ...
Tianjiao Chu, Clark Glymour
TCAD
2002
134views more  TCAD 2002»
13 years 7 months ago
DS-LFSR: a BIST TPG for low switching activity
A test pattern generator (TPG) for built-in self-test (BIST), which can reduce switching activity during test application, is proposed. The proposed TPG, called dual-speed LFSR (DS...
Seongmoon Wang, Sandeep K. Gupta