Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
16
search results - page 4 / 4
»
On-chip communication architecture exploration for processor...
Sort
relevance
views
votes
recent
update
View
thumb
title
171
click to vote
CODES
2006
IEEE
151
views
Software Engineering
»
more
CODES 2006
»
System-level power-performance trade-offs in bus matrix communication architecture synthesis
15 years 12 months ago
Download
www.engr.colostate.edu
System-on-chip communication architectures have a significant impact on the performance and power consumption of modern multiprocessor system-on-chips (MPSoCs). However, customiza...
Sudeep Pasricha, Young-Hwan Park, Fadi J. Kurdahi,...
claim paper
Read More »
« Prev
« First
page 4 / 4
Last »
Next »