Sciweavers

26 search results - page 6 / 6
» Optimal Clock Skew Scheduling Tolerant to Process Variations
Sort
View
NOCS
2008
IEEE
14 years 4 months ago
Network Simplicity for Latency Insensitive Cores
In this paper we examine a latency insensitive network composed of very fast and simple circuits that connects SoC cores that are also latency insensitive, de-synchronized, or asy...
Daniel Gebhardt, JunBok You, W. Scott Lee, Kenneth...