Sciweavers

378 search results - page 41 / 76
» Optimal integrated code generation for VLIW architectures
Sort
View
DAC
2009
ACM
14 years 3 months ago
Heterogeneous code cache: using scratchpad and main memory in dynamic binary translators
Dynamic binary translation (DBT) can be used to address important issues in embedded systems. DBT systems store translated code in a software-managed code cache. Unlike general-pu...
José Baiocchi, Bruce R. Childers
EDBT
2009
ACM
218views Database» more  EDBT 2009»
14 years 5 months ago
Data integration flows for business intelligence
Business Intelligence (BI) refers to technologies, tools, and practices for collecting, integrating, analyzing, and presenting large volumes of information to enable better decisi...
Umeshwar Dayal, Malú Castellanos, Alkis Sim...
ICS
2009
Tsinghua U.
14 years 5 months ago
Performance modeling and automatic ghost zone optimization for iterative stencil loops on GPUs
Iterative stencil loops (ISLs) are used in many applications and tiling is a well-known technique to localize their computation. When ISLs are tiled across a parallel architecture...
Jiayuan Meng, Kevin Skadron
IWCMC
2010
ACM
14 years 25 days ago
Joint network coding and beamforming techniques for downlink channels
We propose a joint optimization of Network Coding and MIMO techniques to improve the downlink channel throughput of a wireless base station. Specifically, we consider a MIMO base...
Monchai Lertsutthiwong, Thinh Nguyen, Bechir Hamda...
LCPC
2009
Springer
14 years 3 months ago
Speculative Optimizations for Parallel Programs on Multicores
The advent of multicores presents a promising opportunity for exploiting fine grained parallelism present in programs. Programs parallelized in the above fashion, typically involv...
Vijay Nagarajan, Rajiv Gupta