Sciweavers

378 search results - page 68 / 76
» Optimal integrated code generation for VLIW architectures
Sort
View
CODES
2009
IEEE
14 years 2 months ago
Using binary translation in event driven simulation for fast and flexible MPSoC simulation
In this paper, we investigate the use of instruction set simulators (ISS) based on binary translation to accelerate full timed multiprocessor system simulation at transaction leve...
Marius Gligor, Nicolas Fournel, Frédé...
LCTRTS
2007
Springer
14 years 1 months ago
Compiler-managed partitioned data caches for low power
Set-associative caches are traditionally managed using hardwarebased lookup and replacement schemes that have high energy overheads. Ideally, the caching strategy should be tailor...
Rajiv A. Ravindran, Michael L. Chu, Scott A. Mahlk...
LCTRTS
2010
Springer
14 years 2 months ago
Operation and data mapping for CGRAs with multi-bank memory
Coarse Grain Reconfigurable Architectures (CGRAs) promise high performance at high power efficiency. They fulfil this promise by keeping the hardware extremely simple, and movi...
Yongjoo Kim, Jongeun Lee, Aviral Shrivastava, Yunh...
ICEBE
2007
IEEE
174views Business» more  ICEBE 2007»
14 years 1 months ago
Worksheet-Driven UMM Modeling of B2B Services
In the development process of a B2B system it is crucial that the business experts are able to express and evaluate agreements and commitments between the partners and that the so...
Christian Huemer, Marco Zapletal, Philipp Liegl, R...
VRML
2003
ACM
14 years 18 days ago
Behavior3D: an XML-based framework for 3D graphics behavior
Success of 3D applications on the Web inherently depends on object behavior and interaction. Current Web3D formats often fall short in supporting behavior modeling. This paper int...
Raimund Dachselt, Enrico Rukzio