2932 search results - page 81 / 587 » Optimizing Memory System Performance for Communication in Pa... |
101
click to vote
CLUSTER
2004
IEEE
15 years 6 months ago
2004
IEEE
In this paper we discuss issues related to the highperformance implementation of collective communications operations on distributed-memory computer architectures. Using a combina...
106
Voted
IPPS
2006
IEEE
15 years 8 months ago
2006
IEEE
The HPC Challenge (HPCC) benchmark suite and the Intel MPI Benchmark (IMB) are used to compare and evaluate the combined performance of processor, memory subsystem and interconnec...
122
click to vote
PLDI
1995
ACM
1995
ACM
Interprocedural Partial Redundancy Elimination and its Application to Distributed Memory Compilation
15 years 6 months ago
Partial Redundancy Elimination PRE is a general scheme for suppressing partial redundancies which encompasses traditional optimizations like loop invariant code motion and redun...
125
Voted
HIPC
2009
Springer
15 years 8 days ago
2009
Springer
Abstract--With General Purpose programmable GPUs becoming more and more popular, automated tools are needed to bridge the gap between achievable performance from highly parallel ar...
123
Voted
IPPS
2009
IEEE
15 years 9 months ago
2009
IEEE
PDE solvers using Adaptive Mesh Refinement on block structured grids are some of the most challenging applications to adapt to massively parallel computing environments. We descr...