Sciweavers

2703 search results - page 55 / 541
» Optimizing memory transactions
Sort
View
HICSS
2005
IEEE
120views Biometrics» more  HICSS 2005»
14 years 2 months ago
Learning from Project Experiences Using a Legacy-Based Approach
As project teams become used more widely, the question of how to capitalize on the knowledge learned in these teams remains an open issue. Using previous research on transactive m...
Lynne P. Cooper, Ann Majchrzak, Samer Faraj
ASPDAC
2012
ACM
253views Hardware» more  ASPDAC 2012»
12 years 4 months ago
An integrated and automated memory optimization flow for FPGA behavioral synthesis
Behavioral synthesis tools have made significant progress in compiling high-level programs into register-transfer level (RTL) specifications. But manually rewriting code is still ...
Yuxin Wang, Peng Zhang, Xu Cheng, Jason Cong
OSDI
2008
ACM
14 years 9 months ago
Transactional Flash
Transactional flash (TxFlash) is a novel solid-state drive (SSD) that uses flash memory and exports a transactional interface (WriteAtomic) to the higher-level software. The copy-...
Vijayan Prabhakaran, Thomas L. Rodeheffer, Lidong ...
TLDI
2009
ACM
122views Formal Methods» more  TLDI 2009»
14 years 5 months ago
Towards type-theoretic semantics for transactional concurrency
We propose a dependent type theory that integrates programming, specifications, and reasoning about higher-order concurrent programs with shared transactional memory. The design ...
Aleksandar Nanevski, Paul Govereau, Greg Morrisett
EUROSYS
2007
ACM
14 years 5 months ago
Sprint: a middleware for high-performance transaction processing
Sprint is a middleware infrastructure for high performance and high availability data management. It extends the functionality of a standalone in-memory database (IMDB) server to ...
Lásaro J. Camargos, Fernando Pedone, Marcin...