Sciweavers

1990 search results - page 18 / 398
» Optimizing the Instruction Cache Performance of the Operatin...
Sort
View
ENTCS
2002
98views more  ENTCS 2002»
13 years 7 months ago
Verified Code Generation for Embedded Systems
Digital signal processors provide specialized SIMD (single instruction multiple data) operations designed to dramatically increase performance in embedded systems. While these ope...
Sabine Glesner, Rubino Geiß, Boris Boesler
OSDI
1994
ACM
13 years 8 months ago
Cooperative Caching: Using Remote Client Memory to Improve File System Performance
Michael Dahlin, Randolph Y. Wang, Thomas E. Anders...
LCPC
2005
Springer
14 years 1 months ago
Automatic Measurement of Instruction Cache Capacity
There is growing interest in autonomic computing systems that can optimize their own behavior on different platforms without manual intervention. Examples of successful self-opti...
Kamen Yotov, Sandra Jackson, Tyler Steele, Keshav ...
IISWC
2008
IEEE
14 years 1 months ago
Implications of cache asymmetry on server consolidation performance
Padma Apparao, Ravi R. Iyer, Donald Newell
FCCM
2007
IEEE
101views VLSI» more  FCCM 2007»
14 years 1 months ago
Mapping Real Time Operating System on Reconfigurable Instruction Cell Based Architectures
This paper presents the porting of an RTOS Micro C/OS-II on a novel reconfigurable instruction cell based architecture which fills the gap between DSP, FPGA and ASIC with high per...
Han Wei, Mark Muir, Ioannis Nousias, Tughrul Arsla...