Sciweavers

337 search results - page 8 / 68
» Optimizing yield in global routing
Sort
View
TCAD
2002
73views more  TCAD 2002»
13 years 7 months ago
A timing-constrained simultaneous global routing algorithm
In this paper, we propose a new approach for VLSI interconnect global routing that can optimize both congestion and delay, which are often competing objectives. Our approach provi...
Jiang Hu, Sachin S. Sapatnekar
ISCAS
2005
IEEE
124views Hardware» more  ISCAS 2005»
14 years 1 months ago
Timing-driven global routing with efficient buffer insertion
-- Timing optimization is an important goal of global routing in deep submicron era. To guarantee the timing performance of the circuit, merely adopting topology optimization becom...
Jingyu Xu, Xianlong Hong, Tong Jing
DAGSTUHL
2004
13 years 9 months ago
Optimal algorithms for global optimization in case of unknown Lipschitz constant
We consider the global optimization problem for d-variate Lipschitz functions which, in a certain sense, do not increase too slowly in a neighborhood of the global minimizer(s). O...
Matthias U. Horn
ICCAD
2007
IEEE
281views Hardware» more  ICCAD 2007»
14 years 4 months ago
Archer: a history-driven global routing algorithm
Global routing is an important step in the physical design process. In this paper, we propose a new global routing algorithm Archer, which resolves some of the most common problem...
Muhammet Mustafa Ozdal, Martin D. F. Wong
ISPD
1997
ACM
110views Hardware» more  ISPD 1997»
13 years 11 months ago
Performance driven global routing for standard cell design
Advances in fabrication technology have resulted in a continual shrinkage of device dimensions. This has resulted in smaller device delays, greater resistance along interconnect w...
Jason Cong, Patrick H. Madden