66 search results - page 14 / 14 » Packet Delay-Aware Scheduling in Input Queued Switches |
138
click to vote
INFOCOM
2002
IEEE
15 years 10 months ago
2002
IEEE
Abstract—Input buffered switch architecture has become attractive for implementing high performance routers and expanding use of the Internet sees an increasing need for quality ...