Sciweavers

5424 search results - page 813 / 1085
» Parallel Computing with FPGAs - Concepts and Applications
Sort
View
IPPS
2006
IEEE
16 years 1 days ago
Empowering a helper cluster through data-width aware instruction selection policies
Narrow values that can be represented by less number of bits than the full machine width occur very frequently in programs. On the other hand, clustering mechanisms enable cost- a...
Osman S. Unsal, Oguz Ergin, Xavier Vera, Antonio G...
IPPS
2006
IEEE
16 years 1 days ago
Techniques supporting threadprivate in OpenMP
This paper presents the alternatives available to support threadprivate data in OpenMP and evaluates them. We show how current compilation systems rely on custom techniques for im...
Xavier Martorell, Marc González, Alejandro ...
IPPS
2006
IEEE
16 years 1 days ago
Making lockless synchronization fast: performance implications of memory reclamation
Achieving high performance for concurrent applications on modern multiprocessors remains challenging. Many programmers avoid locking to improve performance, while others replace l...
Thomas E. Hart, Paul E. McKenney, Angela Demke Bro...
IPPS
2006
IEEE
16 years 1 days ago
Design flow for optimizing performance in processor systems with on-chip coarse-grain reconfigurable logic
A design flow for processor platforms with on-chip coarse-grain reconfigurable logic is presented. The reconfigurable logic is realized by a 2-Dimensional Array of Processing Elem...
Michalis D. Galanis, Grigoris Dimitroulakos, Const...
IPPS
2006
IEEE
16 years 1 days ago
Linyphi: an IPv6-compatible implementation of SSR
Scalable Source Routing (SSR) is a self-organizing routing protocol designed for supporting peer-to-peer applications. It is especially suited for networks that do not have a well...
Pengfei Di, Massimiliano Marcon, Thomas Fuhrmann