Sciweavers

1583 search results - page 111 / 317
» Parallel High-Order Integrators
Sort
View
IPPS
2006
IEEE
15 years 8 months ago
Schedulability analysis of AR-TP, a Ravenscar compliant communication protocol for high-integrity distributed systems
A new token-passing algorithm called AR-TP for avoiding the non-determinism of some networking technologies is presented. This protocol allows the schedulability analysis of the n...
Santiago Urueña, Juan Zamorano, Daniel Berj...
CW
2005
IEEE
15 years 8 months ago
Augmenting Existing Virtual Environments with Plausible Naturalistic Clutter
We present an approach for enriching a Virtual Environment by augmenting it with the kind of naturalistic clutter often found in real-world scenes. Rather than manually specifying...
R. A. Broughton, T. L. J. Howard
FCCM
2003
IEEE
123views VLSI» more  FCCM 2003»
15 years 7 months ago
FPGA-based SIMD Processor
A massively parallel single instruction multiple data stream (SIMD) processor designed specifically for cryptographic key search applications is presented. This design aims to ex...
Stanley Y. C. Li, Gap C. K. Cheuk, Kin-Hong Lee, P...
IPPS
2003
IEEE
15 years 7 months ago
Optimizing Performance and Reliability in Distributed Computing Systems through Wide Spectrum Storage
In this paper, we provide an overview of Logistical Runtime System (LoRS). LoRS is an integrated ensemble of tools and services that aggregate primitive (best effort, faulty) stor...
James S. Plank, Micah Beck, Jack Dongarra, Richard...
IPPS
2002
IEEE
15 years 7 months ago
Overview of Hydra: A Concurrent Language for Synchronous Digital Circuit Design
Hydra is a computer hardware description language that integrates several kinds of software tool (simulation, netlist generation and timing analysis) within a single circuit speci...
John O'Donnell