1583 search results - page 122 / 317 » Parallel High-Order Integrators |
120
click to vote
IPPS
2007
IEEE
15 years 8 months ago
2007
IEEE
The IBM Cyclops-64 (C64) chip employs a multithreaded architecture that integrates a large number of hardware thread units on a single chip. A cellular supercomputer is being deve...
112
click to vote
ISCAS
2005
IEEE
15 years 8 months ago
2005
IEEE
— Simulated Evolution (SimE) is a sound stochastic approximation algorithm based on the principles of adaptation. If properly engineered it is possible for SimE to reach nearopti...
118
Voted
PARELEC
2002
IEEE
15 years 7 months ago
2002
IEEE
Many practical applications generate irregular, nonbalanced divide-and-conquer trees which have different depths, possibly also different numbers of successors at different levels...
100
Voted
ICS
2010
Tsinghua U.
15 years 7 months ago
2010
Tsinghua U.
We present a new cache oblivious scheme for iterative stencil computations that performs beyond system bandwidth limitations as though gigabytes of data could reside in an enormou...
146
Voted
CPE
1998
Springer
15 years 6 months ago
1998
Springer
This paper describes a modular and scalable simulation environment, called GloMoSim, to evaluate end-to-end performance of integrated wired and wireless networks. GloMoSim has been...