Sciweavers

1583 search results - page 165 / 317
» Parallel High-Order Integrators
Sort
View
IPPS
2010
IEEE
13 years 7 months ago
Inter-block GPU communication via fast barrier synchronization
The graphics processing unit (GPU) has evolved from a fixedfunction processor with programmable stages to a programmable processor with many fixed-function components that deliver...
Shucai Xiao, Wu-chun Feng
HPCA
2002
IEEE
14 years 10 months ago
Evaluation of a Multithreaded Architecture for Cellular Computing
Cyclops is a new architecture for high performance parallel computers being developed at the IBM T. J. Watson Research Center. The basic cell of this architecture is a single-chip...
Calin Cascaval, José G. Castaños, Lu...
APPT
2005
Springer
14 years 3 months ago
Grid Developing Environment in CGSP System
Abstract. Grid computing is becoming a mainstream technology for multiinstitutional distributed resources sharing and system integration. Normally, the programmer's productivi...
Weimin Zheng, Lisen Mu, Qing Wang, Yongwei Wu
COMCOM
2008
153views more  COMCOM 2008»
13 years 9 months ago
Available bandwidth estimation and admission control for QoS routing in wireless mesh networks
This article presents an integrated admission control and routing mechanism for multi-rate wireless mesh networks. Admission control depends on precise estimates of available band...
Mesut Ali Ergin, Marco Gruteser, Lin Luo, Dipankar...
EAGC
2004
Springer
14 years 3 months ago
Overview of an Architecture Enabling Grid Based Application Service Provision
In this short paper we examine the integration of three emerging trends in Information Technology (Utility Computing, Grid Computing, and Web Services) into a new Computing paradig...
Stefan Wesner, Bassem Serhan, Theodosis Dimitrakos...