Sciweavers

5588 search results - page 1116 / 1118
» Parallel Implementation of Bags
Sort
View
167
Voted
CCS
2011
ACM
14 years 2 months ago
MIDeA: a multi-parallel intrusion detection architecture
Network intrusion detection systems are faced with the challenge of identifying diverse attacks, in extremely high speed networks. For this reason, they must operate at multi-Giga...
Giorgos Vasiliadis, Michalis Polychronakis, Sotiri...
CCS
2011
ACM
14 years 2 months ago
Proofs of ownership in remote storage systems
Cloud storage systems are becoming increasingly popular. A promising technology that keeps their cost down is deduplication, which stores only a single copy of repeating data. Cli...
Shai Halevi, Danny Harnik, Benny Pinkas, Alexandra...
154
Voted
DSN
2011
IEEE
14 years 2 months ago
Transparent dynamic binding with fault-tolerant cache coherence protocol for chip multiprocessors
—Aggressive technology scaling causes chip multiprocessors increasingly error-prone. Core-level faulttolerant approaches bind two cores to implement redundant execution and error...
Shuchang Shan, Yu Hu, Xiaowei Li
151
Voted
PLDI
2012
ACM
13 years 5 months ago
Adaptive input-aware compilation for graphics engines
While graphics processing units (GPUs) provide low-cost and efficient platforms for accelerating high performance computations, the tedious process of performance tuning required...
Mehrzad Samadi, Amir Hormati, Mojtaba Mehrara, Jan...
193
Voted
TOG
2012
230views Communications» more  TOG 2012»
13 years 5 months ago
Decoupling algorithms from schedules for easy optimization of image processing pipelines
Using existing programming tools, writing high-performance image processing code requires sacrificing readability, portability, and modularity. We argue that this is a consequenc...
Jonathan Ragan-Kelley, Andrew Adams, Sylvain Paris...
« Prev « First page 1116 / 1118 Last » Next »