Sciweavers

88 search results - page 5 / 18
» Parallel Logic Simulation of VLSI Systems
Sort
View
PDP
2003
IEEE
14 years 1 months ago
A Parallel Evolutionary Algorithm for Circuit Partitioning
As general-purpose parallel computers are increasingly being used to speed up different VLSI applications, the development of parallel algorithms for circuit testing, logic minimi...
Raul Baños, Consolación Gil, Maria D...
QEST
2008
IEEE
14 years 2 months ago
ProbDiVinE-MC: Multi-core LTL Model Checker for Probabilistic Systems
We present a new version of PROBDIVINE – a parallel tool for verification of probabilistic systems against properties formulated in linear temporal logic. Unlike the previous r...
Jiri Barnat, Lubos Brim, Ivana Cerná, Milan...
DFT
2006
IEEE
85views VLSI» more  DFT 2006»
13 years 11 months ago
Inherited Redundancy and Configurability Utilization for Repairing Nanowire Crossbars with Clustered Defects
With the recent development of nanoscale materials and assembly techniques, it is envisioned to build high-density reconfigurable systems which have never been achieved by the pho...
Yadunandana Yellambalase, Minsu Choi, Yong-Bin Kim
FCCM
2002
IEEE
146views VLSI» more  FCCM 2002»
14 years 1 months ago
Fast Area Estimation to Support Compiler Optimizations in FPGA-Based Reconfigurable Systems
Several projects have developed compiler tools that translate high-level languages down to hardware description languages for mapping onto FPGAbased reconfigurable computers. Thes...
Dhananjay Kulkarni, Walid A. Najjar, Robert Rinker...
HICSS
1994
IEEE
155views Biometrics» more  HICSS 1994»
14 years 4 days ago
Concurrent Simulation and Control of Robot Tasks
In the area of telerobotics, where remote systems are to be controlled, it is helpful to plan subsequent operations based on as much relevant data as possible. The simulation of t...
Ulrich Mehlhaus