Sciweavers

833 search results - page 47 / 167
» Parallel Processing Architectures for Reconfigurable Systems
Sort
View
AINA
2006
IEEE
14 years 3 months ago
On Performance of Parallel iSCSI Protocol for Networked Storage Systems
: A newly emerging protocol for storage networking, iSCSI [1,2], was recently ratified by the Internet Engineering Task Force [3]. The iSCSI protocol is perceived as a low cost alt...
Qing (Ken) Yang
JSAC
2006
172views more  JSAC 2006»
13 years 9 months ago
A Memory-Efficient Parallel String Matching Architecture for High-Speed Intrusion Detection
The ability to inspect both packet headers and payloads to identify attack signatures makes network intrusion detection system (NIDS) a promising approach to protect Internet syste...
Hongbin Lu, Kai Zheng, Bin Liu, Xin Zhang, Y. Liu
WCE
2007
13 years 10 months ago
On Line Surface Roughness Measurement Using Image Processing and Machine Vision
- Machine vision has evolved to become a mainstream automation tool, enabling computers to replace human vision in high speed and precision manufacturing techniques. Images usually...
M. Rajaram Narayanan, S. Gowri, M. Murali Krishna
CNSR
2008
IEEE
140views Communications» more  CNSR 2008»
14 years 3 months ago
An Approach for Optimal Bandwidth Allocation in Packet Processing Systems
The increasing demand for more bandwidth and the increased application variety fuel the need for high performance network processors. A simple but highly repetitive task performed...
Mahmood Ahmadi, Stephan Wong
CGO
2006
IEEE
14 years 3 months ago
Constructing Virtual Architectures on a Tiled Processor
As the amount of available silicon resources on one chip increases, we have seen the advent of ever increasing parallel resources integrated on-chip. Many architectures use these ...
David Wentzlaff, Anant Agarwal