Sciweavers

833 search results - page 68 / 167
» Parallel Processing Architectures for Reconfigurable Systems
Sort
View
ICIP
2003
IEEE
14 years 12 months ago
Embedded co-processor architecture for CMOS based image acquisition
This paper describes a new co-processor architecture designed for CMOS sensor imaging. The co-processor unit is integrated into the image acquisition loop so as to exploit the ful...
Julien Dubois, Marco Mattavelli
EUROPAR
2008
Springer
14 years 15 hour ago
Compile-Time and Run-Time Issues in an Auto-Parallelisation System for the Cell BE Processor
Abstract. We describe compiler and run-time optimisations for effective autoparallelisation of C++ programs on the Cell BE architecture. Auto-parallelisation is made easier by anno...
Alastair F. Donaldson, Paul Keir, Anton Lokhmotov
PDP
2009
IEEE
14 years 5 months ago
PsycoTrace: Virtual and Transparent Monitoring of a Process Self
PsycoTrace is a set of tools to protect a process P from attacks that alter P self as specified by its source code. P self is specified in terms of legal traces of system calls ...
Fabrizio Baiardi, Dario Maggiari, Daniele Sgandurr...
FTDB
2007
95views more  FTDB 2007»
13 years 10 months ago
Architecture of a Database System
Database Management Systems (DBMSs) are a ubiquitous and critical component of modern computing, and the result of decades of research and development in both academia and industr...
Joseph M. Hellerstein, Michael Stonebraker, James ...
COORDINATION
2005
Springer
14 years 3 months ago
Preserving Architectural Properties in Multithreaded Code Generation
Architectural descriptions can provide support for a formal representation of the structure and the overall behavior of software systems, which is suitable for an early assessment ...
Marco Bernardo, Edoardo Bontà