Sciweavers

833 search results - page 80 / 167
» Parallel Processing Architectures for Reconfigurable Systems
Sort
View
IPPS
2002
IEEE
14 years 2 months ago
A SIMD Vectorizing Compiler for Digital Signal Processing Algorithms
Short vector SIMD instructions on recent microprocessors, such as SSE on Pentium III and 4, speed up code but are a major challenge to software developers. We present a compiler t...
Franz Franchetti, Markus Püschel
ICS
1989
Tsinghua U.
14 years 1 months ago
Control flow optimization for supercomputer scalar processing
Control intensive scalar programs pose a very different challenge to highly pipelined supercomputers than vectorizable numeric applications. Function call/return and branch instru...
Pohua P. Chang, Wen-mei W. Hwu
IPPS
2000
IEEE
14 years 1 months ago
A Distributed Computing Demonstration System Using FSOI Inter-processor Communication
Presented here is a computational system which uses free−space optical interconnect (FSOI) communication between processing elements to perform distributed calculations. Technolo...
Jeremy Ekman, Christoph Berger, Fouad E. Kiamilev,...
IPPS
2007
IEEE
14 years 3 months ago
The Design and Implementation of Checkpoint/Restart Process Fault Tolerance for Open MPI
To be able to fully exploit ever larger computing platforms, modern HPC applications and system software must be able to tolerate inevitable faults. Historically, MPI implementati...
Joshua Hursey, Jeffrey M. Squyres, Timothy Mattox,...
ICDCS
2009
IEEE
14 years 6 months ago
Distributed Processing of Spatial Alarms: A Safe Region-Based Approach
Spatial alarms are considered as one of the basic capabilities in future mobile computing systems for enabling personalization of location-based services. In this paper, we propos...
Bhuvan Bamba, Ling Liu, Arun Iyengar, Philip S. Yu