1761 search results - page 103 / 353 » Parallel timing simulation on a distributed memory multiproc... |
ICPP
2005
IEEE
14 years 4 months ago
2005
IEEE
Java-based middleware is a rapidly growing workload for high-end server processors, particularly Chip Multiprocessors (CMP). To help architects design future microprocessors to ru...
ICPP
1995
IEEE
14 years 2 months ago
1995
IEEE
Interactive program steering permits researchers to monitor and guide their applications during runtime. Interactive steering can help make end users more effective in addressing ...
IPPS
2005
IEEE
14 years 4 months ago
2005
IEEE
Pfair scheduling, currently the only known way of optimally scheduling recurrent real-time tasks on multiprocessors, imposes certain requirements that may limit its practical impl...
ISCA
1990
IEEE
14 years 2 months ago
1990
IEEE
An adaptive cache coherence mechanism exploits semantic information about the expected or observed access behavior of particular data objects. We contend that, in distributed shar...
ARVLSI
1997
IEEE
14 years 2 months ago
1997
IEEE
A microprocessor integrated with DRAM on the same die has the potential to improve system performance by reducing the memory latency and improving the memory bandwidth. However, a...