Sciweavers

1016 search results - page 69 / 204
» Parallelism Constraints
Sort
View
IPPS
2009
IEEE
14 years 3 months ago
Implementing OpenMP on a high performance embedded multicore MPSoC
In this paper we discuss our initial experiences adapting OpenMP to enable it to serve as a programming model for high performance embedded systems. A high-level programming model...
Barbara M. Chapman, Lei Huang, Eric Biscondi, Eric...
PPSC
1997
13 years 10 months ago
Case Studies in Protein Structure Prediction with Real-valued Genetic Algorithms
Accurate and reliable protein structure prediction (PSP) eludes researchers primarily becausethe searchfor theminimumenergyconformeris computationallyintractable. This research di...
Charles E. Kaiser, Laurence D. Merkle, Gary B. Lam...
IPPS
2000
IEEE
14 years 1 months ago
Optoelectronic Multi-chip Modules Based on Imaging Fiber Bundle Structures
In this paper, we present a new packaging architecture for chip-level optical interconnections based on imaging fiber bundles. Imaging fiber bundles consist of densely packed arra...
Donald M. Chiarulli, Steven P. Levitan
IPPS
2009
IEEE
14 years 3 months ago
Flexible pipelining design for recursive variable expansion
Many image and signal processing kernels can be optimized for performance consuming a reasonable area by doing loops parallelization with extensive use of pipelining. This paper p...
Zubair Nawaz, Thomas Marconi, Koen Bertels, Todor ...
ASAP
2000
IEEE
184views Hardware» more  ASAP 2000»
14 years 1 months ago
Tradeoff Analysis and Architecture Design of a Hybrid Hardware/Software Sorter
Sorting long sequences of keys is a problem that occurs in many different applications. For embedded systems, a uniprocessor software solution is often not applicable due to the l...
Marcus Bednara, Oliver Beyer, Jürgen Teich, R...