Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
26
search results - page 6 / 6
»
Parameterizing a Groundness Analysis of Logic Programs
Sort
relevance
views
votes
recent
update
View
thumb
title
120
click to vote
DAC
2009
ACM
125
views
Computer Architecture
»
more
DAC 2009
»
Clock skew optimization via wiresizing for timing sign-off covering all process corners
15 years 9 months ago
Download
www.eecg.utoronto.ca
Manufacturing process variability impacts the performance of synchronous logic circuits by means of its effect on both clock network and functional block delays. Typically, varia...
Sari Onaissi, Khaled R. Heloue, Farid N. Najm
claim paper
Read More »
« Prev
« First
page 6 / 6
Last »
Next »