Sciweavers

272 search results - page 53 / 55
» Patterns for programming in parallel, pedagogically
Sort
View
CCGRID
2001
IEEE
13 years 11 months ago
An Adaptive, Reconfigurable Interconnect for Computational Clusters
This paper describes the principles of an original adaptive interconnect for a computational cluster. Torus topology (2d or 3d) is used as a basis but nodes are allowed to effecti...
Alexander V. Shafarenko, Vladimir Vasekin
ICS
2010
Tsinghua U.
13 years 9 months ago
Timing local streams: improving timeliness in data prefetching
Data prefetching technique is widely used to bridge the growing performance gap between processor and memory. Numerous prefetching techniques have been proposed to exploit data pa...
Huaiyu Zhu, Yong Chen, Xian-He Sun
BMCBI
2008
149views more  BMCBI 2008»
13 years 6 months ago
MD-SeeGH: a platform for integrative analysis of multi-dimensional genomic data
Background: Recent advances in global genomic profiling methodologies have enabled multidimensional characterization of biological systems. Complete analysis of these genomic prof...
Bryan Chi, Ronald J. deLeeuw, Bradley P. Coe, Raym...
MIDDLEWARE
2007
Springer
14 years 1 months ago
Augmenting reflective middleware with an aspect orientation support layer
Reflective middleware provides an effective way to support adaptation in distributed systems. However, as distributed systems become increasingly complex, certain drawbacks of the...
Bholanathsingh Surajbali, Geoff Coulson, Phil Gree...
IEEEPACT
2006
IEEE
14 years 1 months ago
A low-cost memory remapping scheme for address bus protection
The address sequence on the processor-memory bus can reveal abundant information about the control flow of a program. This can lead to critical information leakage such as encryp...
Lan Gao, Jun Yang 0002, Marek Chrobak, Youtao Zhan...