Sciweavers

1528 search results - page 159 / 306
» Performance Assertion Checking
Sort
View
GLVLSI
2007
IEEE
151views VLSI» more  GLVLSI 2007»
15 years 6 months ago
Hand-in-hand verification of high-level synthesis
This paper describes a formal verification methodology of highnthesis (HLS) process. The abstraction level of the input to HLS is so high compared to that of the output that the v...
Chandan Karfa, Dipankar Sarkar, Chittaranjan A. Ma...
CP
1995
Springer
15 years 6 months ago
Dynamic Variable Ordering in CSPs
Abstract. We investigate the dynamic variable ordering (DVO) technique commonly used in conjunction with tree-search algorithms for solving constraint satisfaction problems. We fi...
Fahiem Bacchus, Paul van Run
117
Voted
APLAS
2008
ACM
15 years 4 months ago
Context-Sensitive Relevancy Analysis for Efficient Symbolic Execution
Abstract. Symbolic execution is a flexible and powerful, but computationally expensive technique to detect dynamic behaviors of a program. In this paper, we present a context-sensi...
Xin Li, Daryl Shannon, Indradeep Ghosh, Mizuhito O...
119
Voted
CCS
2008
ACM
15 years 4 months ago
CMV: automatic verification of complete mediation for java virtual machines
Runtime monitoring systems play an important role in system security, and verification efforts that ensure that these systems satisfy certain desirable security properties are gro...
A. Prasad Sistla, V. N. Venkatakrishnan, Michelle ...
ECAI
2008
Springer
15 years 4 months ago
Learning in Planning with Temporally Extended Goals and Uncontrollable Events
Recent contributions to advancing planning from the classical model to more realistic problems include using temporal logic such as LTL to express desired properties of a solution ...
André A. Ciré, Adi Botea