Sciweavers

6709 search results - page 101 / 1342
» Performance Modelling of the Computational Hardware: A Stati...
Sort
View
ICPPW
2006
IEEE
14 years 3 months ago
m-LPN: An Approach Towards a Dependable Trust Model for Pervasive Computing Applications
Trust, the fundamental basis of ‘cooperation’ – one of the most important characteristics for the performance of pervasive ad hoc network-- is under serious threat with the ...
Munirul M. Haque, Sheikh Iqbal Ahamed
DSN
2005
IEEE
14 years 3 months ago
Checking Array Bound Violation Using Segmentation Hardware
The ability to check memory references against their associated array/buffer bounds helps programmers to detect programming errors involving address overruns early on and thus avo...
Lap-Chung Lam, Tzi-cker Chiueh
ISCA
1991
IEEE
162views Hardware» more  ISCA 1991»
14 years 26 days ago
Comparison of Hardware and Software Cache Coherence Schemes
We use mean value analysis models to compare representative hardware and software cache coherence schemes for a large-scale shared-memory system. Our goal is to identify the workl...
Sarita V. Adve, Vikram S. Adve, Mark D. Hill, Mary...
FCCM
1998
IEEE
113views VLSI» more  FCCM 1998»
14 years 1 months ago
PAM-Blox: High Performance FPGA Design for Adaptive Computing
PAM-Blox are object-oriented circuit generators on top of the PCI Pamette design environment, PamDC. High- performance FPGA design for adaptive computing is simplified by using a ...
Oskar Mencer, Martin Morf, Michael J. Flynn
SC
2005
ACM
14 years 2 months ago
Massive High-Performance Global File Systems for Grid computing
In this paper we describe the evolution of Global File Systems from the concept of a few years ago, to a first demonstration using hardware Fibre Channel frame encoding into IP pa...
Phil Andrews, Patricia A. Kovatch, Chris Jordan