Sciweavers

372 search results - page 7 / 75
» Performance Studies of a Parallel Prolog Architecture
Sort
View
ICPP
1999
IEEE
14 years 22 days ago
Impact on Performance of Fused Multiply-Add Units in Aggressive VLIW Architectures
Loops are the main time consuming part of programs based on floating point computations. The performance of the loops is limited either by recurrences in the computation or by the...
David López, Josep Llosa, Eduard Ayguad&eac...
HPCA
1995
IEEE
14 years 6 hour ago
Program Balance and Its Impact on High Performance RISC Architectures
Information on the behavior of programs is essential for deciding the number and nature of functional units in high performance architectures. In this paper, we present studies on...
Lizy Kurian John, Vinod Reddy, Paul T. Hulina, Lee...
AAECC
2007
Springer
87views Algorithms» more  AAECC 2007»
13 years 8 months ago
Towards an accurate performance modeling of parallel sparse factorization
We present a simulation-based performance model to analyze a parallel sparse LU factorization algorithm on modern cached-based, high-end parallel architectures. We consider supern...
Laura Grigori, Xiaoye S. Li
CCGRID
2009
IEEE
14 years 3 months ago
Performance Issues in Parallelizing Data-Intensive Applications on a Multi-core Cluster
The deluge of available data for analysis demands the need to scale the performance of data mining implementations. With the current architectural trends, one of the major challen...
Vignesh T. Ravi, Gagan Agrawal
SBACPAD
2003
IEEE
103views Hardware» more  SBACPAD 2003»
14 years 1 months ago
Performance Analysis Issues for Parallel Implementations of Propagation Algorithm
This paper presents a theoretical study to evaluate the performance of a family of parallel implementations of the propagation algorithm. The propagation algorithm is used to an i...
Leonardo Brenner, Luiz Gustavo Fernandes, Paulo Fe...