Sciweavers

174 search results - page 30 / 35
» Performance models for hierarchical grid architectures
Sort
View
MICRO
1997
IEEE
141views Hardware» more  MICRO 1997»
13 years 11 months ago
Unroll-and-Jam Using Uniformly Generated Sets
Modern architectural trends in instruction-level parallelism (ILP) are to increase the computational power of microprocessors significantly. As a result, the demands on memory ha...
Steve Carr, Yiping Guan
MSWIM
2003
ACM
14 years 25 days ago
Markov-based modeling of wireless local area networks
Errors introduced by a wireless medium are more frequent and profound than contemporary wired media. Some of these errors, which are not corrected by the physical layer, result in...
Syed A. Khayam, Hayder Radha
LISA
2008
13 years 10 months ago
Devolved Management of Distributed Infrastructures with Quattor
In recent times a new kind of computing system has emerged: a distributed infrastructure composed of multiple physical sites in different administrative domains. This model introd...
Stephen Childs, Marco Emilio Poleggi, Charles Loom...
ICPIA
1992
13 years 11 months ago
Parallel Manipulations of Octrees and Quadtrees
Abstract. Octrees o er a powerful means for representing and manipulating 3-D objects. This paper presents an implementation of octree manipulations using a new approach on a share...
Vipin Chaudhary, K. Kamath, Prakash Arunachalam, J...
NPL
2006
137views more  NPL 2006»
13 years 7 months ago
Minimal Structure of Self-Organizing HCMAC Neural Network Classifier
The authors previously proposed a self-organizing Hierarchical Cerebellar Model Articulation Controller (HCMAC) neural network containing a hierarchical GCMAC neural network and a ...
Chih-Ming Chen, Yung-Feng Lu, Chin-Ming Hong