Sciweavers

142 search results - page 16 / 29
» Polymorphic On-Chip Networks
Sort
View
DATE
2004
IEEE
121views Hardware» more  DATE 2004»
13 years 11 months ago
Overhead-Free Polymorphism in Network-on-Chip Implementation of Object-Oriented Models
We unify virtual-method despatch (polymorphism implementation) and network packet-routing operations; virtual-method calls correspond to network packets, and network addresses are...
Maziar Goudarzi, Shaahin Hessabi, Alan Mycroft
VLSID
2002
IEEE
128views VLSI» more  VLSID 2002»
14 years 8 months ago
System-Level Point-to-Point Communication Synthesis using Floorplanning Information
: In this paper, we present a point-to-point (P2P) communication synthesis methodology for SystemOn-Chip (SOC) design. We consider real-time systems where IP selection, mapping and...
Jingcao Hu, Yangdong Deng, Radu Marculescu
SLIP
2009
ACM
14 years 2 months ago
Prediction of high-performance on-chip global interconnection
Different interconnection structures have been proposed to solve the performance limitation caused by scaling of on-chip global wires. In this paper, we give an overview of curre...
Yulei Zhang, Xiang Hu, Alina Deutsch, A. Ege Engin...
DAC
2000
ACM
14 years 8 months ago
COSY communication IP's
The Esprit/OMI-COSY project defines transaction-levels to set-up the exchange of IP's in separating function from architecture and body-behavior from proprietary interfaces. ...
Erwin A. de Kock, Frédéric Pé...
VLSID
2002
IEEE
138views VLSI» more  VLSID 2002»
14 years 8 months ago
ETAM++: Extended Transition Activity Measure for Low Power Address Bus Designs
Interconnection networks in Systems-On-Chip begin to have a non-negligible impact on the power consumption of a whole system. This is because of increasing inter-wire capacitances...
Haris Lekatsas, Jörg Henkel