Sciweavers

462 search results - page 56 / 93
» Power Efficient Data Cache Designs
Sort
View
GLVLSI
2007
IEEE
162views VLSI» more  GLVLSI 2007»
13 years 11 months ago
Utilizing custom registers in application-specific instruction set processors for register spills elimination
Application-specific instruction set processor (ASIP) has become an important design choice for embedded systems. It can achieve both high flexibility offered by the base processo...
Hai Lin, Yunsi Fei

Publication
117views
13 years 3 months ago
Design, Implementation, and Performance Analysis of DiscoSec–Service Pack for Securing WLANs
To improve the already tarnished reputation of WLAN security, the new IEEE 802.11i security standard provides means for an enhanced user authentication and strong data confidential...
Ivan Martinovic, Paul Pichota, Matthias Wilhelm, F...
PPOPP
2009
ACM
14 years 8 months ago
An efficient transactional memory algorithm for computing minimum spanning forest of sparse graphs
Due to power wall, memory wall, and ILP wall, we are facing the end of ever increasing single-threaded performance. For this reason, multicore and manycore processors are arising ...
Seunghwa Kang, David A. Bader
AIRS
2010
Springer
13 years 4 months ago
Tuning Machine-Learning Algorithms for Battery-Operated Portable Devices
Machine learning algorithms in various forms are now increasingly being used on a variety of portable devices, starting from cell phones to PDAs. They often form a part of standard...
Ziheng Lin, Yan Gu, Samarjit Chakraborty
MICRO
1997
IEEE
82views Hardware» more  MICRO 1997»
13 years 11 months ago
Procedure Based Program Compression
Cost and power consumption are two of the most important design factors for many embedded systems, particularly consumer devices. Products such as Personal Digital Assistants, pag...
Darko Kirovski, Johnson Kin, William H. Mangione-S...