Sciweavers

734 search results - page 32 / 147
» Power balanced pipelines
Sort
View
ISPDC
2003
IEEE
14 years 1 months ago
Hardware-based Power Management for Real-Time Applications
— This paper presents a new power management technique integrated into a multithreaded microcontroller with builtin real-time scheduling schemes. Power management is done by hard...
Sascha Uhrig, Theo Ungerer
VLSID
1997
IEEE
106views VLSI» more  VLSID 1997»
14 years 25 days ago
Low-Power Configurable Processor Array for DLMS Adaptive Filtering
I n this paper, we first present a pipelined delayed least mean square (DLMS) adaptive filter architecture whose power dissipation meets a specified budget. This low-power archite...
S. Ramanathan, V. Visvanathan
GLOBECOM
2009
IEEE
14 years 15 days ago
Distributed Power and Carrier Allocation in Multibeam Satellite Uplink with Individual SINR Constraints
Abstract--Current multibeam satellite systems perform centralized power and carrier allocation assuming a Multi-Frequency Time Division Multiple Access (MF-TDMA) scheme with fixed ...
J. E. Barcelo-Llado, Maria Angeles Vázquez-...
IWCMC
2006
ACM
14 years 2 months ago
A novel joint power and rate assignment algorithm in mixed-size WCDMA cellular systems
This paper proposes an efficient radio resource allocation (RRA) mechanism in multirate mixed-size WCDMA cellular systems. The proposed RRA mechanism deals with power and rate all...
Ching Yu Liao, Chung-Ju Chang, Li-Chun Wang
PLDI
2005
ACM
14 years 2 months ago
Register allocation for software pipelined multi-dimensional loops
Software pipelining of a multi-dimensional loop is an important optimization that overlaps the execution of successive outermost loop iterations to explore instruction-level paral...
Hongbo Rong, Alban Douillet, Guang R. Gao