Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
21
search results - page 5 / 5
»
Power-driven Design of Router Microarchitectures in On-chip ...
Sort
relevance
views
votes
recent
update
View
thumb
title
124
click to vote
IEEEPACT
2008
IEEE
106
views
Distributed And Parallel Com...
»
more
IEEEPACT 2008
»
Leveraging on-chip networks for data cache migration in chip multiprocessors
15 years 9 months ago
Download
www.princeton.edu
Recently, chip multiprocessors (CMPs) have arisen as the de facto design for modern high-performance processors, with increasing core counts. An important property of CMPs is that...
Noel Eisley, Li-Shiuan Peh, Li Shang
claim paper
Read More »
« Prev
« First
page 5 / 5
Last »
Next »