Sciweavers

1251 search results - page 104 / 251
» PowerPC Platform: A System Architecture
Sort
View
AAAIDEA
2005
IEEE
15 years 12 months ago
Design and Evaluation of Diffserv Functionalities in the MPLS Edge Router Architecture
—Differentiated Service (DiffServ) in combination with Multi-Protocol Label Switching (MPLS) is a promising technology in converting the best-effort Internet into a QoS-capable n...
Wei-Chu Lai, Kuo-Ching Wu, Ting-Chao Hou
SOSP
2001
ACM
16 years 3 months ago
SEDA: An Architecture for Well-Conditioned, Scalable Internet Services
We propose a new design for highly concurrent Internet services, which we call the staged event-driven architecture (SEDA). SEDA is intended to support massive concurrency demands...
Matt Welsh, David E. Culler, Eric A. Brewer
ISVLSI
2002
IEEE
109views VLSI» more  ISVLSI 2002»
15 years 11 months ago
A Network on Chip Architecture and Design Methodology
We propose a packet switched platform for single chip systems which scales well to an arbitrary number of processor like resources. The platform, which we call Network-on-Chip (NO...
Shashi Kumar, Axel Jantsch, Mikael Millberg, Johnn...
SOCA
2007
IEEE
16 years 15 days ago
Mobile Agent and Web Service Integration Security Architecture
Mobile agent technology and Web Service technology compensate each other and play very important roles in eservice applications. The mechanism of Web Services technology naturally...
Junqi Zhang, Yan Wang 0002, Vijay Varadharajan
CF
2006
ACM
16 years 6 days ago
Tile size selection for low-power tile-based architectures
In this paper, we investigate the power implications of tile size selection for tile-based processors. We refer to this investigation as a tile granularity study. This is accompli...
John Oliver, Ravishankar Rao, Michael Brown, Jenni...