Sciweavers

492 search results - page 87 / 99
» Predictable performance in SMT processors
Sort
View
IEEEPACT
2007
IEEE
14 years 1 months ago
Unified Architectural Support for Soft-Error Protection or Software Bug Detection
In this paper we propose a unified architectural support that can be used flexibly for either soft-error protection or software bug detection. Our approach is based on dynamically...
Martin Dimitrov, Huiyang Zhou
ISPASS
2007
IEEE
14 years 1 months ago
Last-Touch Correlated Data Streaming
Recent research advocates address-correlating predictors to identify cache block addresses for prefetch. Unfortunately, address-correlating predictors require correlation data sto...
Michael Ferdman, Babak Falsafi
RTSS
2007
IEEE
14 years 1 months ago
Implementing Hybrid Operating Systems with Two-Level Hardware Interrupts
In this paper, we propose to implement hybrid operating systems based on two-level hardware interrupts. To separate real-time and non-real-time hardware interrupts by hardware, we...
Miao Liu, Zili Shao, Meng Wang, Hongxing Wei, Tian...
SIPS
2006
IEEE
14 years 1 months ago
A New Early Termination Scheme of Iterative Turbo Decoding Using Decoding Threshold
Although many stopping methods of iterative decoding have been discussed in the literatures extensively, many of them only focus on the solvable decoding. In this paper, we propos...
Fan-Min Li, Cheng-Hung Lin, An-Yeu Wu
IEEEPACT
2005
IEEE
14 years 1 months ago
Memory Coloring: A Compiler Approach for Scratchpad Memory Management
Scratchpad memory (SPM), a fast software-managed onchip SRAM, is now widely used in modern embedded processors. Compared to hardware-managed cache, it is more efficient in perfor...
Lian Li 0002, Lin Gao 0002, Jingling Xue