Sciweavers

852 search results - page 84 / 171
» Programmable Packet Scheduling
Sort
View
SPAA
2009
ACM
14 years 11 months ago
Brief announcement: selfishness in transactional memory
In order to be efficient with selfish programmers, a multicore transactional memory (TM) system must be designed such that it is compatible with good programming incentives (GPI),...
Raphael Eidenbenz, Roger Wattenhofer
DAC
1997
ACM
14 years 3 months ago
Data Memory Minimisation for Synchronous Data Flow Graphs Emulated on DSP-FPGA Targets
The paper presents an algorithm to determine the close-tosmallest possible data buffer sizes for arbitrary synchronous data flow (SDF) applications, such that we can guarantee the...
Marleen Adé, Rudy Lauwereins, J. A. Peperst...
ARCS
1997
Springer
14 years 3 months ago
Compiler Technology for Two Novel Computer Architectures
Before it can achieve wide acceptance, parallelcomputation must be made significantlyeasier to program. One ain obstacles to this goal is the current usage of memory, both abstra...
Ronald Moore, Bernd Klauer, Klaus Waldschmidt
GLOBECOM
2007
IEEE
14 years 5 months ago
Admission Control for Multimedia Delivery Over Deadline-Based Networks
—Increasing demand to transmit real-time data over packet-switched networks calls for quality-of-service support from the underlying network. Deadline-based networks were develop...
Yanni Ellen Liu, Jie Wu
VTC
2006
IEEE
14 years 5 months ago
The WINNER B3G System MAC Concept
— The European IST research projects WINNER and WINNER II aim at developing a single new ubiquitous radio access system concept that can be adapted for use in a wide variety of m...
Mikael Sternad, Tommy Svensson, Göran Klang