Sciweavers

558 search results - page 34 / 112
» Programming the FlexRAM parallel intelligent memory system
Sort
View
108
Voted
IPPS
2006
IEEE
15 years 8 months ago
Dynamic program phase detection in distributed shared-memory multiprocessors
— We present a novel hardware mechanism for dynamic program phase detection in distributed sharedmemory (DSM) multiprocessors. We show that successful hardware mechanisms for pha...
Engin Ipek, José F. Martínez, Bronis...
107
Voted
SPAA
2003
ACM
15 years 7 months ago
Quantifying instruction criticality for shared memory multiprocessors
Recent research on processor microarchitecture suggests using instruction criticality as a metric to guide hardware control policies. Fields et al. [3, 4] have proposed a directed...
Tong Li, Alvin R. Lebeck, Daniel J. Sorin
114
Voted
IPPS
1994
IEEE
15 years 6 months ago
Parallel Evaluation of a Parallel Architecture by Means of Calibrated Emulation
A parallel transputer-based emulator has been developed to evaluate the DDM--ahighlyparallel virtual shared memory architecture. The emulator provides performance results of a har...
Henk L. Muller, Paul W. A. Stallard, David H. D. W...
CASES
2009
ACM
15 years 9 months ago
A buffer replacement algorithm exploiting multi-chip parallelism in solid state disks
Solid State Disks (SSDs) are superior to magnetic disks from a performance point of view due to the favorable features of NAND flash memory. Furthermore, thanks to improvement on...
Jinho Seol, Hyotaek Shim, Jaegeuk Kim, Seungryoul ...
CCGRID
2005
IEEE
15 years 8 months ago
View-oriented update protocol with integrated diff for view-based consistency
This paper proposes a View-Oriented Update Protocol with Integrated Diff for efficient implementation of a View-based Consistency model which supports a novel View-Oriented Paral...
Zhiyi Huang, Martin K. Purvis, Paul Werstein