Sciweavers

365 search results - page 63 / 73
» Pump Scheduling Optimization Using Asynchronous Parallel
Sort
View
IEEEPACT
2006
IEEE
14 years 1 months ago
Compiling for stream processing
This paper describes a compiler for stream programs that efficiently schedules computational kernels and stream memory operations, and allocates on-chip storage. Our compiler uses...
Abhishek Das, William J. Dally, Peter R. Mattson
HPCC
2007
Springer
14 years 1 months ago
Towards Scalable and High Performance I/O Virtualization - A Case Study
I/O Virtualization provides a convenient way of device sharing among guest domains in a virtualized platform (e.g. Xen). However, with the ever-increasing number and variety of dev...
Jinpeng Wei, Jeffrey R. Jackson, John A. Wiegert
HPCC
2005
Springer
14 years 1 months ago
Self-optimizing MPI Applications: A Simulation-Based Approach
Historically, high performance systems use schedulers and intelligent resource managers in order to optimize system usage and application performance. Most of the times, applicatio...
Emilio Mancini, Massimiliano Rak, Roberto Torella,...
POPL
2010
ACM
14 years 5 months ago
A simple, verified validator for software pipelining
Software pipelining is a loop optimization that overlaps the execution of several iterations of a loop to expose more instruction-level parallelism. It can result in first-class p...
Jean-Baptiste Tristan, Xavier Leroy
NOCS
2007
IEEE
14 years 2 months ago
Implementing DSP Algorithms with On-Chip Networks
Many DSP algorithms are very computationally intensive. They are typically implemented using an ensemble of processing elements (PEs) operating in parallel. The results from PEs n...
Xiang Wu, Tamer Ragheb, Adnan Aziz, Yehia Massoud