Sciweavers

352 search results - page 15 / 71
» Quantifying Instruction Criticality
Sort
View
COMPSEC
2006
143views more  COMPSEC 2006»
13 years 7 months ago
A novel approach for computer security education using Minix instructional operating system
To address national needs for computer security education, many universities have incorporated computer and security courses into their undergraduate and graduate curricula. In th...
Wenliang Du, Mingdong Shang, Haizhi Xu
APCSAC
2007
IEEE
14 years 1 months ago
Implicit Transactional Memory in Kilo-Instruction Multiprocessors
Although they have been the main server technology for many years, multiprocessors are undergoing a renaissance due to multi-core chips and the attractive scalability properties of...
Marco Galluzzi, Enrique Vallejo, Adrián Cri...
ICPPW
2006
IEEE
14 years 1 months ago
Multidimensional Dataflow-based Parallelization for Multimedia Instruction Set Extensions
In retargeting loop-based code for multimedia instruction set extensions, a critical issue is that vector data types of mixed precision within a loop body complicate the paralleli...
Lewis B. Baumstark Jr., Linda M. Wills
EUROPAR
2001
Springer
13 years 12 months ago
Execution Latency Reduction via Variable Latency Pipeline and Instruction Reuse
Operand bypass logic might be one of the critical structures for future microprocessors to achieve high clock speed. The delay of the logic imposes the execution time budget to be ...
Toshinori Sato, Itsujiro Arita
ISCAPDCS
2001
13 years 8 months ago
Tolerating Transient Faults through an Instruction Reissue Mechanism
In this paper, we propose a fault-tolerant mechanism for microprocessors, which detects transient faults and recovers from them. There are two driving force to investigate fault-t...
Toshinori Sato, Itsujiro Arita