Sciweavers

460 search results - page 79 / 92
» RTL-Datapath Verification using Integer Linear Programming
Sort
View
INFOCOM
2006
IEEE
14 years 23 days ago
Fault-Tolerant Wireless Access Network Design for Dual-Homed Users
— In this paper, we study the survivability problem in hierarchical wireless access networks with dual-homed end users, who are connected to two base stations (BSs), a primary BS...
Xiaodong Huang, Jianping Wang, Vinod Vokkarane, Ja...
ASPDAC
2006
ACM
104views Hardware» more  ASPDAC 2006»
14 years 21 days ago
A multi-technology-process reticle floorplanner and wafer dicing planner for multi-project wafers
—As the VLSI manufacturing technology advances into the deep sub-micron(DSM) era, the mask cost can reach one or two million dollars. Multiple project wafers (MPW) which put diï¬...
Chien-Chang Chen, Wai-Kei Mak
ASPDAC
2006
ACM
109views Hardware» more  ASPDAC 2006»
14 years 21 days ago
Energy savings through embedded processing on disk system
Abstract— Many of today’s data-intensive applications manipulate disk-resident data sets. As a result, their overall behavior is tightly coupled with their disk performance. Un...
Seung Woo Son, Guangyu Chen, Mahmut T. Kandemir, F...
ASPDAC
2006
ACM
134views Hardware» more  ASPDAC 2006»
14 years 21 days ago
Constraint driven I/O planning and placement for chip-package co-design
System-on-chip and system-in-package result in increased number of I/O cells and complicated constraints for both chip designs and package designs. This renders the traditional ma...
Jinjun Xiong, Yiu-Chung Wong, Egino Sarto, Lei He
CGO
2005
IEEE
14 years 11 days ago
A Progressive Register Allocator for Irregular Architectures
Register allocation is one of the most important optimizations a compiler performs. Conventional graphcoloring based register allocators are fast and do well on regular, RISC-like...
David Koes, Seth Copen Goldstein