Sciweavers

1304 search results - page 131 / 261
» RTOS Modeling for System Level Design
Sort
View
SDL
2003
147views Hardware» more  SDL 2003»
15 years 5 months ago
Modelling and Evaluation of a Network on Chip Architecture Using SDL
Network on Chip (NoC) is a new paradigm for designing large and complex systems on chips (SoCs). In this paradigm, a packet switched network is provided for on-chip communication. ...
Rickard Holsmark, Magnus Högberg, Shashi Kuma...
CAMP
2005
IEEE
15 years 10 months ago
Bio-Inspired Computing Architectures: The Embryonics Approach
Abstract— The promise of next-generation computer technologies, such as nano-electronics, implies a number of serious alterations to the design flow of digital circuits. One of ...
Gianluca Tempesti, Daniel Mange, André Stau...
FDL
2005
IEEE
15 years 10 months ago
Mixing Synchronous Reactive and Untimed Models of Computation
The support of heterogeneity at the specification level, that is, the ability to mix several models of computation (MoCs) in the system-level specification, is becoming increasing...
Fernando Herrera, Eugenio Villar
CAISE
2004
Springer
15 years 10 months ago
Multi-Paradigm Process Management
Automation and integration of business processes are at the heart of contemporary enterprise systems. In the pursuit of this goal, process automation technology is employed at vary...
Michael zur Muehlen, Michael Rosemann
ISLPED
2010
ACM
170views Hardware» more  ISLPED 2010»
15 years 4 months ago
Low-power sub-threshold design of secure physical unclonable functions
The unique and unpredictable nature of silicon enables the use of physical unclonable functions (PUFs) for chip identification and authentication. Since the function of PUFs depen...
Lang Lin, Daniel E. Holcomb, Dilip Kumar Krishnapp...