Sciweavers

1304 search results - page 82 / 261
» RTOS Modeling for System Level Design
Sort
View
FDL
2006
IEEE
15 years 10 months ago
Layered UML Workload and SystemC Platform Models
Future mobile devices will be based on heterogeneous multiprocessing platforms accommodating several currently stand-alone applications. Increasing complexity of both application ...
Jari Kreku, Yang Qu, Juha-Pekka Soininen, Kari Tie...
ISLPED
2010
ACM
158views Hardware» more  ISLPED 2010»
15 years 4 months ago
Temperature- and energy-constrained scheduling in multitasking systems: a model checking approach
The ongoing scaling of semiconductor technology is causing severe increase of on-chip power density and temperature in microprocessors. This has raised urgent requirement for both...
Weixun Wang, Xiaoke Qin, Prabhat Mishra
IDMS
1997
Springer
182views Multimedia» more  IDMS 1997»
15 years 8 months ago
mTunnel: A Multicast Tunneling System with a User Based Quality-of-Service Model
Abstract. This paper presents a system, called mTunnel, for application level tunneling of multicast trac in a lightweight manner, where the end-user is responsible for deciding w...
Peter Parnes, Kåre Synnes, Dick Schefstr&oum...
CODES
1999
IEEE
15 years 8 months ago
How standards will enable hardware/software co-design
o much higher levels of abstraction than today's design practices, which are usually at the level of synthesizable RTL for custom hardware or Instruction Set Simulator (ISS) f...
Mark Genoe, Christopher K. Lennard, Joachim Kunkel...
ASPDAC
2006
ACM
109views Hardware» more  ASPDAC 2006»
15 years 10 months ago
Cycle error correction in asynchronous clock modeling for cycle-based simulation
— As the complexity of SoCs is increasing, hardware/software co-verification becomes an important part of system verification. C-level cycle-based simulation could be an efficien...
Junghee Lee, Joonhwan Yi