Sciweavers

1017 search results - page 46 / 204
» Radiosity on Graphics Hardware
Sort
View
VLDB
2004
ACM
114views Database» more  VLDB 2004»
14 years 2 months ago
Hardware Acceleration in Commercial Databases: A Case Study of Spatial Operations
Traditional databases have focused on the issue of reducing I/O cost as it is the bottleneck in many operations. As databases become increasingly accepted in areas such as Geograp...
Nagender Bandi, Chengyu Sun, Amr El Abbadi, Divyak...
GRAPHICSINTERFACE
2004
13 years 10 months ago
Compressed Multisampling for Efficient Hardware Edge Antialiasing
Today's hardware graphics accelerators incorporate techniques to antialias edges and minimize geometry-related sampling artifacts. Two such techniques, brute force supersampl...
Philippe Beaudoin, Pierre Poulin
EGH
2009
Springer
13 years 6 months ago
Embedded function composition
A low-level graphics processor is assembled from a collection of hardwired functions of screen coordinates embedded directly in the display. Configuration of these functions is co...
Turner Whitted, James T. Kajiya, Erik Ruf, Ray Bit...
SIGGRAPH
1994
ACM
14 years 26 days ago
FBRAM: a new form of memory optimized for 3D graphics
FBRAM, a new form of dynamic random access memory that greatly accelerates the rendering of Z-buffered primitives, is presented. Two key concepts make this acceleration possible. ...
Michael F. Deering, Stephen A. Schlapp, Michael G....
ERSA
2007
194views Hardware» more  ERSA 2007»
13 years 10 months ago
A Scalable and Reconfigurable Shared-Memory Graphics Cluster Architecture
Abstract: If the computational demands of an interactive graphics rendering application cannot be met by a single commodity Graphics Processing Unit (GPU), multiple graphics accele...
Ross Brennan, Michael Manzke, Keith O'Conor, John ...