1043 search results - page 48 / 209 » Reading, Writing and Relations |
148
click to vote
IPPS
2006
IEEE
15 years 10 months ago
2006
IEEE
A distributed system is commonly modelled by a graph where nodes represent processors and there is an edge between two processors if and only if they can communicate directly. In ...
121
click to vote
IPPS
1996
IEEE
15 years 8 months ago
1996
IEEE
To expand the Scalable Coherent Interface's (SCI) capabilities so it can be used to efficiently handle sharing in systems of hundreds or even thousands of processors, the SCI...
158
click to vote
FPGA
2010
ACM
15 years 8 months ago
2010
ACM
Multi-ported memories are challenging to implement with FPGAs since the provided block RAMs typically have only two ports. We present a thorough exploration of the design space of...
150
click to vote
ASPDAC
2008
ACM
15 years 6 months ago
2008
ACM
Nowadays many customised embedded processors offer the possibility of speeding up an application by implementing it using Application-Specific Functional units (AFUs). However, th...
157
click to vote
CC
2008
Springer
15 years 6 months ago
2008
Springer
Heterogeneous multi-core and streaming architectures such as the GPU, Cell, ClearSpeed, and Imagine processors have better power/ performance ratios and memory bandwidth than tradi...