Sciweavers

551 search results - page 47 / 111
» Realizability of Real-Time Logics
Sort
View
DAC
2000
ACM
15 years 10 months ago
Watermarking while preserving the critical path
In many modern designs, timing is either a key optimization goal and/or a mandatory constraint. We propose the first intellectual property protection technique using watermarking ...
Seapahn Meguerdichian, Miodrag Potkonjak
FPGA
2004
ACM
140views FPGA» more  FPGA 2004»
15 years 9 months ago
Using reconfigurability to achieve real-time profiling for hardware/software codesign
Embedded systems combine a processor with dedicated logic to meet design specifications at a reasonable cost. The attempt to amalgamate two distinct design environments introduces...
Lesley Shannon, Paul Chow
FDL
2007
IEEE
16 years 5 days ago
Time Modeling in MARTE
This article introduces the Time Model subprofile of MARTE, a new OMG UML Profile dedicated to Modeling and Analysis of Real-Time and Embedded systems. After a brief presentatio...
Robert de Simone, Charles André
ICMCS
2006
IEEE
142views Multimedia» more  ICMCS 2006»
15 years 12 months ago
Complexity Analysis of H.264 Decoder for FPGA Design
— A major challenge in the design of any real time system is the proper selection of implementation and platform alternatives. In this paper, a suitable FPGA-based design of the ...
Tuomas Lindroth, Nastooh Avessta, Jukka Teuhola, T...
162
Voted
AVSS
2005
IEEE
15 years 11 months ago
VidMAP: video monitoring of activity with Prolog
This paper describes the architecture of a visual surveillance system that combines real time computer vision algorithms with logic programming to represent and recognize activiti...
Vinay D. Shet, David Harwood, Larry S. Davis