Sciweavers

193 search results - page 6 / 39
» Reasoning about Memory Layouts
Sort
View
TASE
2009
IEEE
14 years 4 months ago
The Logical Approach to Low-Level Stack Reasoning
—Formal verification of low-level programs often requires explicit reasoning and specification of runtime stacks. Treating stacks naively as parts of ordinary heaps can lead to...
Xinyu Jiang, Yu Guo, Yiyun Chen
ENTCS
2008
104views more  ENTCS 2008»
13 years 9 months ago
A Logic for Virtual Memory
We present an extension to classical separation logic which allows reasoning about virtual memory. Our logic is formalised in the Isabelle/HOL theorem prover in a manner allowing ...
Rafal Kolanski
EON
2003
13 years 11 months ago
OntoTrack: Fast Browsing and Easy Editing of Large Ontologie
Abstract. OntoTrack is a new browsing and editing “in-one-view” ontology authoring tool. It combines a sophisticated graphical layout with mouse enabled editing features optimi...
Thorsten Liebig, Olaf Noppens
ARVLSI
1997
IEEE
105views VLSI» more  ARVLSI 1997»
14 years 1 months ago
An Embedded DRAM for CMOS ASICs
The growing gap between on-chip gates and off-chip I/O bandwidth argues for ever larger amounts of on-chip memory. Emerging portable consumer technology, such as digital cameras, ...
John Poulton
POPL
2008
ACM
14 years 10 months ago
A theory of platform-dependent low-level software
The C language definition leaves the sizes and layouts of types partially unspecified. When a C program makes assumptions about type layout, its semantics is defined only on platf...
Marius Nita, Dan Grossman, Craig Chambers