Sciweavers

11 search results - page 3 / 3
» Reducing Branch Misprediction Penalty via Selective Branch R...
Sort
View
IPPS
2005
IEEE
14 years 1 months ago
Effective Instruction Prefetching via Fetch Prestaging
As technological process shrinks and clock rate increases, instruction caches can no longer be accessed in one cycle. Alternatives are implementing smaller caches (with higher mis...
Ayose Falcón, Alex Ramírez, Mateo Va...