Sciweavers

1017 search results - page 172 / 204
» Register computations on ordinals
Sort
View
CASES
2006
ACM
13 years 11 months ago
Incremental elaboration for run-time reconfigurable hardware designs
We present a new technique for compiling run-time reconfigurable hardware designs. Run-time reconfigurable embedded systems can deliver promising benefits over implementations in ...
Arran Derbyshire, Tobias Becker, Wayne Luk
EDBTW
2006
Springer
13 years 11 months ago
Data Stream Sharing
Abstract. Recent research efforts in the fields of data stream processing and data stream management systems (DSMSs) show the increasing importance of processing data streams, e. g...
Richard Kuntschke, Alfons Kemper
FPGA
2006
ACM
125views FPGA» more  FPGA 2006»
13 years 11 months ago
Armada: timing-driven pipeline-aware routing for FPGAs
While previous research has shown that FPGAs can efficiently implement many types of computations, their flexibility inherently limits their clock rate. Several research groups ha...
Kenneth Eguro, Scott Hauck
3DIM
2003
IEEE
13 years 11 months ago
A Range Image Refinement Technique for Multi-view 3D Model Reconstruction
This paper presents a range image refinement technique for generating accurate 3D computer models of real objects. Range images obtained from a stereo-vision system typically expe...
Soon-Yong Park, Murali Subbarao
ASPDAC
2005
ACM
102views Hardware» more  ASPDAC 2005»
13 years 9 months ago
A framework for automated and optimized ASIP implementation supporting multiple hardware description languages
— Architecture Description Languages (ADLs) are widely used to perform design space exploration for Application Specific Instruction Set Processors (ASIPs). While the design spa...
Oliver Schliebusch, Anupam Chattopadhyay, David Ka...