Sciweavers

1179 search results - page 60 / 236
» Relative Timing Based Verification of Timed Circuits and Sys...
Sort
View
FORMATS
2004
Springer
15 years 9 months ago
Bounded Model Checking for Region Automata
For successful software verification, model checkers must be capable of handling a large number of program variables. Traditional, BDD-based model checking is deficient in this reg...
Fang Yu, Bow-Yaw Wang, Yao-Wen Huang
120
Voted
HIPC
2005
Springer
15 years 9 months ago
Application of Reduce Order Modeling to Time Parallelization
We recently proposed a new approach to parallelization, by decomposing the time domain, instead of the conventional space domain. This improves latency tolerance, and we demonstrat...
Ashok Srinivasan, Yanan Yu, Namas Chandra
124
Voted
GLOBECOM
2006
IEEE
15 years 9 months ago
Improved High-rate Space-Time-Frequency Block Codes
— High-rate space-time-frequency block codes (STFBC) are promising for achieving high bandwidth efficiency, low overhead and latency. Recently, a class of low-complexity STFBC m...
Jinsong Wu, Steven D. Blostein
139
Voted
MOBICOM
1997
ACM
15 years 7 months ago
Log-Time Algorithms for Scheduling Single and Multiple Channel Data Broadcast
With the increasing popularity of portable wireless computers, mechanisms to efficiently transmit information to such clients are of significant interest. The environmentundercons...
Sohail Hameed, Nitin H. Vaidya
118
Voted
ISCC
2005
IEEE
15 years 9 months ago
An Optically Controlled Module for Wavelength Conversion Circuits
We report an innovative solely optical architecture to implement the centralized wavelength conversion module of the CWC (Controlled Wavelength Conversion) protocol [1]. The propo...
Georgios I. Papadimitriou, Amalia N. Miliou, Andre...