Sciweavers

1311 search results - page 35 / 263
» Remarks on Hardware Implementation of Image Processing Algor...
Sort
View
CAMP
2005
IEEE
14 years 1 months ago
Low Power Image Processing: Analog Versus Digital Comparison
— In this paper, a programmable analog retina is presented and compared with state of the art MPU for embedded imaging applications. The comparison is based on the energy require...
Jacques-Olivier Klein, Lionel Lacassagne, Herv&eac...
ICCS
2007
Springer
14 years 1 months ago
A Combined Hardware/Software Optimization Framework for Signal Representation and Recognition
This paper describes a signal recognition system that is jointly optimized from mathematical representation, algorithm design and final implementation. The goal is to exploit sign...
Melina Demertzi, Pedro C. Diniz, Mary W. Hall, Ann...
MIAR
2008
IEEE
14 years 1 months ago
Automatic Hepatic Vessel Segmentation Using Graphics Hardware
The accurate segmentation of liver vessels is an important prerequisite for creating oncologic surgery planning tools as well as medical visualization applications. In this paper, ...
Marius Erdt, Matthias Raspe, Michael Sühling
MM
2005
ACM
215views Multimedia» more  MM 2005»
14 years 1 months ago
OpenVIDIA: parallel GPU computer vision
Graphics and vision are approximate inverses of each other: ordinarily Graphics Processing Units (GPUs) are used to convert “numbers into pictures” (i.e. computer graphics). I...
James Fung, Steve Mann
FPGA
2001
ACM
152views FPGA» more  FPGA 2001»
14 years 1 days ago
A pipelined architecture for partitioned DWT based lossy image compression using FPGA's
Discrete wavelet transformations (DWT) followed by embedded zerotree encoding is a very efficient technique for image compression [2, 5, 4]. However, the algorithms proposed in l...
Jörg Ritter, Paul Molitor